zzy/scc
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

feat(mir): 添加寄存器分配 pass 支持

Browse Source 
- 实现了核心寄存器分配接口 scc_reg_alloc.h
- 添加 x86_64 架构特定的寄存器分配实现
- 实现基础的虚拟寄存器到物理寄存器分配逻辑
- 支持栈槽分配和重载/存储指令生成

fix(argparse): 修复帮助信息打印中的枚举类型显示

- 将固定大小缓冲区改为动态字符串处理
- 正确显示枚举类型的选项值和可选值列表
- 使用 | 分隔符展示多个可选值

refactor(main): 调整编译流程中的 pass 阶段支持

- 更新配置文件中各编译阶段的名称定义
- 添加对寄存器分配、帧布局等中间表示 pass 的支持
- 重构主流程以支持不同 MIR 阶段的代码输出
This commit is contained in:
zzy
2026-05-11 13:18:58 +08:00
parent 902ee6dea3
commit 4f40f0d5e4
8 changed files with 311 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/config.c
View File

@@ -161,9 +161,9 @@ void setup_argparse(scc_argparse_t *argparse, scc_config_t *config,
[SCC_EMIT_STAGE_LIR] = "lir", // -L
[SCC_EMIT_STAGE_MIR] = "mir", // -M
[SCC_EMIT_STAGE_MIR_PASS_REG_ALLOC] = "",
[SCC_EMIT_STAGE_MIR_PASS_FLAME_LAYOUT] = "",
[SCC_EMIT_STAGE_MIR_PASS_PROLOG_EPILOG] = "",
[SCC_EMIT_STAGE_MIR_PASS_REG_ALLOC] = "reg_alloc",
[SCC_EMIT_STAGE_MIR_PASS_FLAME_LAYOUT] = "frame_layout",
[SCC_EMIT_STAGE_MIR_PASS_PROLOG_EPILOG] = "prolog_epilog",
[SCC_EMIT_STAGE_FLATBIN] = "flatbin",
[SCC_EMIT_STAGE_SCCF] = "sccf",
[SCC_EMIT_STAGE_TARGET] = "target",